



STARSS: Small: Automatic Synthesis of Verifiably Secure Hardware Accelerators



Principal Investigators: **Zhiru Zhang** and **G. Edward Suh**

Computer Systems Lab (CSL), School of Electrical and Computer Engineering, Cornell University

Challenges


- **Background:** Modern computer architectures are increasingly heterogeneous, integrating a broad range of special-purpose hardware accelerators for improved performance and energy efficiency
- **Problem:** Hardware specialization introduces daunting design complexity and a host of new security challenges that have not been adequately explored

Proposed Solution

- **Proposal:** A novel design automation framework called ASSURE to automatically synthesizing verifiably secure hardware accelerators from high-level programs
- **ASSURE high-level synthesis (HLS):** Generating efficient accelerators that ensure no information leaks through either explicit information flows or timing channels
- **ASSURE security checker:** Verifying that the desired security properties of the synthesized accelerators are indeed guaranteed through formal methods

Scientific Impact

- **New advances** in design and design automation for secure accelerator-rich system-on-chips
- **New directions** in interdisciplinary research between CAD and security – the first attempt to provide verifiable information flows by HLS and formal verification methods together



Broader Impact

- **Impact on Society:** Ensuring strong and verifiable information control for future system-on-chips, which are expected to be widely used from small embedded devices to servers in data centers
- **Education and Outreach:** (1) Integration of hardware security topics into the computer engineering curriculum (2) High-school outreach efforts through a week-long summer program for URM students