Closing the loop with
Medical Device
Modeling, Testing and Verification



NSF CAREER: Medical Cyber-Physical Systems

PI: Rahul Mangharam

Heart-on-a-Chip Platform

for medical device software verification, testing and certification



Rahul Mangharam, Zhihao Jiang and Miroslav Pajic

University of Pennsylvania

First, the bad news

- Over 600,000 cardiac medical devices recalled from 1990-2000
- 40% of recent recalls were due to software issues

Implantable Pacemaker

Implantable Cardioverter-Defibrillator (ICD)

Implantable Pacemaker



- o leads in heart
  mbers
- Deliver electrical signals when heart rate is low
- Device malfunction may result in injury or death
- Flawed devices are recalled

Open-Loop Testing



Our Goal

Verify and test the device software

in closed-loop

with its physical environment

Closed-Loop Evaluation



Demo of Configurable Heart



Model-based Pacemaker Design



Published in: ECRTS'10, EMBC'10, EMBC'11, ICCPS'11, IEEE Proceedings'11, TACAS'12, STTT'13, RTAS'12 Best Student Paper Award

Model-Based Software Certification



Heart Modeling









Heart Modeling

Node Automata





Conduction System
Timed Automata Model

- 32 nodes
- 33 paths





Granularity



Counter-Example-Guided Abstraction & Refinement



Validation Cases:
Wenckebach AV nodal response

Real Patient



Heart Model



This case shows that our model is not a signal generator.
It responds to a sequence of stimuli interactively

Heart Modeling Coverage

1. Normal Sinus Rhythm
2. Bradycardia
3. Heart block
4. Supraventricular Tachycardia
5. Lead displacement
6. Lead Cross-talk and race conditions
7. Pacemaker Mediated Tachycardia
8. Endless-loop Tachycardia
9. Pacemaker Mode-switch

Pacemaker Case Study – Extracted Stateflow Model of the Closed-loop Systems



Generated C Code

Listing 1. `bitsForTID0` definition

```
struct {
    uint_T is_AVI:3;
    uint_T is_LRI:2;
    uint_T is_PVARP:2;
    uint_T is_VRP:2;
    uint_T is_URI:2;
    uint_T is_active_AVI:1;
    uint_T is_active_LRI:1;
    uint_T is_active_PVARP:1;
    uint_T is_active_VRP:1;
    uint_T is_active_URI:1;
    uint_T is_active_Eng:1;
    uint_T is_Eng:1;
    uint_T URI_ex:1;
  } bitsForTID0;
```

Listing 2. `Rt_OneStep` procedure

```
detect active inputs;
for each of the input events {
  if EventName is active   {
    sf_previousEvent = _sfEvent_;
    _sfEvent_ = EventName;
    c1_ChartName();
    _sfEvent_ = sf_previousEvent;
  }
}

update the outputs;
update the input events states;
```

Listing 4. `processState()` procedure

```
if (rtDWork.bitsForTID0.is_active_NAME != 0){
  switch (rtDWork.bitsForTID0.is_NAME) {
    case SubStateName1:
      /* the loop below is - checkTrans();*/
      for all transitions in ex. order {
       if transition enabled {
         execution transition actions;
         reset corresponding temporal counters;
         update rtDWork.bitsForTID0.is_NAME;
         break for
       }
      }
      break;
    case SubStateName2:
      checkTrans();
      break;
    ...
    default:
     rtDWork.bitsForTID0.is_NAME=NoActiveChild;
     break;
   }
  }
```

Listing 5. `broadcast_tt()` procedure

```
static void broadcast_tt(void) {
  int16_T sf_previousEvent;
  sf_previousEvent = _sfEvent_;
  _sfEvent_ = event_tt;
  c1_ChartName();
  _sfEvent_ = sf_previousEvent;
}
```

Listing 3. `c1_ChartName()` procedure

```
increase counters for _sfEvent_;
for each parallel state {
  processState();
}
```

Heart Implementation

Heart Model Assembly (Heart → Model) → HDL Generation (Model → Code) → FPGA Synthesis (Code → Hardware)





Heart Implementation

Heart Model Assembly (Heart → Model) → HDL Generation (Model → Code) → FPGA Synthesis (Code → Hardware)



```
wire vhm_apace_input;
wire vhm_vpace_input;
reg apace_latch;
reg vpace_latch;
reg apace_latch_prev;
reg vpace_latch_prev;

reg[31:0] counter = 32'd0;
reg tx_go;
reg tx_go_prev;
wire tx_go_shortened;
reg [7:0] header;
wire transmit_done;
wire tx;

wire tachyLEDout;
wire bradyLEDout;
```

Heart Implementation

Heart Model Assembly (Heart → Model) → HDL Generation (Model → Code) → FPGA Synthesis (Code → Hardware)





Heart-on-a-Chip Platform

for closed-loop implantable device testing and verification



Heart-on-a-Chip Platform

for closed-loop implantable device testing and verification



Heart-on-a-Chip Platform

for closed-loop implantable device testing and verification



Who Can Use This Platform?

FDA

Boston Scientific

ST. JUDE MEDICAL
MORE CONTROL. LESS RISK.

Medtronic

“Let our heart catch bugs before your heart does.”