Design of Low-Cost Memory-Based Security Primitives and Techniques for High-Volume Products

PI: Mark Tehranipoor, University of Florida, tehranipoor@ece.ufl.edu Co-PI: Domenic Forte, University of Florida, <u>dforte@ece.ufl.edu</u>

Overview

High overhead and enrollment costs especially when addressing security/reliability concerns that demand multiple primitives

- Solution: Security primitives based on embedded memories which are abundantly available in DSPs, MCUs, etc.
- Goals
 - Selection of "best" M-PUF and M-TRNG cells with low-cost tests suitable for high volume products
 - Determine "best" role for each region of memory hierarchy (SRAM, • DRAM, Flash)
 - First memory based anti-counterfeit (M-AC) for recycling detection

* To our knowledge, this will be the first work to use memory for anti-recycling

- Physical Unclonable Functions (PUFs)
- 2. True Random Number Generators (TRNGs)
- 3. Anti-Counterfeit (AC) Technology*







SRAM and Flash

in poster) are collected from real

Detect recycled SRAM, Flash, and SoCs containing SRAM

Detected by SRAM, **DRAM**, and Flash **PUFs**

Prevented by techniques such as secure split-test (SST) that could incorporate NS-SRAM TRNG

SRAM Startup Behavior

Cells favoring 0 or 1 at startup \rightarrow ideal for PUF based keys and IDs



Neighborhood-based Bit Selection Metrics/Algorithms

- **Observation:** Stability of SRAM start-up behavior influenced by neighboring cells
- **Objective:** Metrics that identify SRAM cells ideal for PUF with low cost enrollment based on neighbors
 - Total Neighborhood Analysis: (i) identifies optimal number of stable cells around a PUF target cell; (ii) identifies aging sensitive bit (ASB) locations
 - Neighborhood Pairs Analysis: identifies location of physically adjacent neighbors based on stability
 - Enrollment Condition Analysis: (i) identifies best voltage-temperature corners for enrolling SRAM PUF
- **Results:** ~99.999% SRAM PUF against environmental

Flash Partial Programming

Interrupt programming operation results in random write errors

Observations:

- Rate of errors follows welldefined model with aging/use
- Locations w/ and w/out errors 2) become intrinsic w/ aging/use
- Negligible variation in errors 3) across voltage and temperature



Programming time increases



Enrollment



PUF/ID Generation

- Exploiting observations 1 and 3
- Storing locations w/ and w/out errors for ID



variations and aging.

Recycling Detection for Standalone and Embedded SRAM



Very high classification accuracy achieved by using parameters in yellow region

Noise-sensitive (NS) **SRAM-based TRNG**



- **NS-SRAM Cell:** designed with reduced noise margins to improve TRNG entropy
- **Results:** ~25X more random than standard 6T-TRNG

* Intrinsic to Flash



Accurate Usage Estimation Recycled Flash Detection

Sacrifice page

and enroll here

- Exploiting observation 1
- **Rough Usage Estimation:** Enroll coefficients of model and later predict amount of use

aging/use

100% classification accuracy with ≥ 5%







Interested in meeting the PIs? Attach post-it note below!



National Science Foundation WHERE DISCOVERIES BEGIN

The 3rd NSF Secure and Trustworthy Cyberspace Principal Investigator Meeting January 9-11, 2017 Arlington, Virginia

