

# Motivation

Application of Bit-slicing for protection of Lattice-based Post-Quantum algorithms is still unexplored.

**Bottom-up approach:** Bit-slice Intra-Instruction Redundant design for Number Theoretic Transform (NTT).

- **Key building blocks:** NTT/Inverse NTT, Polynomial Multiplication.
- Technique: Bit-slicing, N-bit processor datapath is treated as N parallel singlebit datapaths.
- **Countermeasure:** Dual data-redundant for NTT.

**Evaluation:** Efficiency of countermeasure to detect EM Fault Injections.

- **Algorithm:** Dilithium, a digital signature finalist for NIST PQC competition.
- Target Device: 667 Mhz Arm Cortex-A9 processor integrated in a Xilinx Zynq SoC.

# **EMFI** Parameters Search Process

Goal: Optimize spatial location, timing and intensity of EM Pulses to maximize the probability of detected successful faults injections.

Faults Classification: No Effect, Crash, Faults Detected and Paults Not Detected.

#### Experiment 1:


- Right Upper Quadrant Scan
- Random between 0 ns and 10M ns
- Random between 80% and 100%

#### **Experiment 2**:

- Fixed at (214638, 199832) probe x-y position
- Random between 0 ns and 5M ns
- Random between 80% and 90%

#### **Experiment 3**:

- Fixed at (214638, 199832) probe x-y position
- Sweep between 3M ns and 3.8M ns by steps of 4000 ns
- Sweep between 83% and 90% by steps of 1%



# An End-to-End Analysis of EMFI Attacks on Bit-sliced Post-Quantum Implementations

Richa Singh, Saad Islam, Berk Sunar, Patrick Schaumont


## **Results – Experiment 1**


**Probe positions over the chip leading to different** fault categories


#### No Effect

تجنب	· <b>j</b> \$.•	· 🔆	::::::::::::::::::::::::::::::::::::::		·****	: 🍂
÷.	• 7%	· 🔅	in.	• • • • •	<b>:</b> 25	÷.
·•**		-ip-	- <b>4</b> -2-2-2-2-2-2-2-2-2-2-2-2-2-2-2-2-2-2-2	· 364 ·	-	. 💥
<b>148</b> .	$\mathcal{M}_{\mathcal{I}}$	<b>1</b>		f # 🐩	e 🐝	2
· Jacki				· •	• 🚓	
204			•**	· •	<b>1</b> 999	1
÷.	· 🥀 👝	• 🌾 •	<b></b>	•	- <b>N</b>	·***
, Xes	( <b>*</b> 36*	.\ <b>is</b> e	****	* 2 <del>3</del> 8*	184	
- 18	• • • • • • •	<b>i</b> .	- ***	·*****	***	<b>;</b> 2)/
Nør-	*	1 <u>8</u> 4	- <b>1</b>	- 495		Pages
	1997) 1995) 1995) 1995) 1995) 1995)	1999 - 1999 1997 - 1999 1998 - 1997 1998 - 1997 1998 - 1997 1998 - 1997 1998 - 1997 1998 - 1997 1998 - 1997			$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$\begin{array}{cccccccccccccccccccccccccccccccccccc$


Probe Position








Faults Detected EMFI Pulse Delay (sec) 1e6





### **Percentage Occurrence of different fault categories**

Classification	Amount	Percentage (%)	Potentially Exploitable	Non- Exploitable
No Effect	3762	77.9851	0	3762
Crash	583	12.0854	0	583
Faults Not Detected	230	4.76783	146	84
Faults Detected	249	5.16169	236	13

- and memory faults.

NSF Award 1931639: SaTC: Core: Finding and Mitigating Side-Channel Leakage in Embedded Architectures





# **Results – Experiment 3**

### Conclusion

Data faults are fully detected by our countermeasure design. Estimated Potentially Exploitable Data Faults = 62%, remaining are control