#### CPS: Synergy: Thermal-Aware Management of Cyber-Physical Systems C.M. Krishna, I. Koren CNS-1329831 University of Massachusetts

#### Motivation

Cyber-physical processors work in harsh environments and often suffer very high operating temperatures.

## Plant Safe State Space

- Thermal-Aware Task Scheduling
- Heterogeneous multi-core platform Big Core (BC): 4-way Out-of-
- S1: No fault tolerance needed
- S2: Only Fault detection needed
- S3: Full fault masking required
- High temperatures accelerate processor aging and increase failure rate.
- Effective thermal-aware management is required to meet the computational demands of the application while reducing processor thermal stress.

### Failure Sources

 Electro-migration • Dielectric breakdown

Case Study: Car Platooning





Order Small Core (SC): 1-way In-order Key Observation: Greater thermal gains from slowing down (DVFS) program execution phases with high IPC  $\implies$  high thermal impact

Steps:

A1: Assign as much workload to small cores as possible

A2: Assign tasks with smaller thermal impact to big cores

A3: Perform task reassignment when tasks finish earlier than WCET A4: Apply DVFS preferentially to code segments with higher thermal impact

• Negative bias temperature instability All strongly dependent on temperature

# Our Approach

Controlled Plant:

- Current state
- Dynamics
- Desired trajectory
- Safety envelope

Subspace S1Subspace S2Subspace S3

Safe State Spaces: ABS



IPC



**Road Friction Coefficient 0.8** Road Friction Coefficient 1.0