In a test bench, this connection maps an output signal on the system under test or a test component to the corresponding signal object in the verification pattern object.
Ancestors