In a test bench, constrain an input signal to lie within given bounds to support formal verification.