

# Precision Timed Infrastructure

## Promoting Time to a First-Class Citizen in System Design

National Workshop on the New Clockwork for Time-Critical Systems

October 26, 2012



### David Broman

broman@eecs.berkeley.edu

UC Berkeley and  
Linköping University

### Stephen A. Edwards

sedwards@cs.columbia.edu

Columbia University

### Edward A. Lee

eal@eecs.berkeley.edu

UC Berkeley

#### PRET Infrastructure at Berkeley

David Broman    Edward A. Lee  
Jian Cai        Aviral Shrivastava  
Hokeun Kim     Michael Zimmer  
Yooseong Kim

#### PRET Machine Collaborators and Alumni

Steven A. Edwards    Isaac Liu        Jan Reineke  
Jeff Jensen            Slobadan Matic    Sanjit Seshia  
Sungjun Kim            Hiren Patel        Jia Zou

2

## Agenda

broman@eecs.berkeley.edu

### Part I

Cyber-Physical  
Systems



### Part II

Precision Timed Infrastructure



### Part III

Summary of  
Challenges



Part I

Cyber-Physical Systems


Part II

Precision Timed Infrastructure

Part III

Summary of Challenges

# Part I Cyber-Physical Systems




**Part I**  
Cyber-Physical Systems

**Part II**  
Precision Timed Infrastructure

**Part III**  
Summary of Challenges

## Modeling, Simulating, and Compiling Cyber-Physical Systems



**Part I**  
Cyber-Physical Systems

**Part II**  
Precision Timed Infrastructure


**Part III**  
Summary of Challenges

# Cyber/Physical Co-Design Problem

broman@eecs.berkeley.edu


Rapid development of CPS with high confidence of correctness is a co-design problem

The design of  
**Physical system**  
(the plant)



The design of

**Cyber system:**  
Computation (embedded)  
+ Networking



**Part I**  
Cyber-Physical Systems

**Part II**  
Precision Timed Infrastructure

**Part III**  
Summary of Challenges


# Cyber/Physical Co-design

broman@eecs.berkeley.edu

Model

$$\begin{aligned} J_1 \dot{\omega}_1 &= M_v - M_1 \\ J_2 \dot{\omega}_2 &= M_h - M_2 \\ \omega_1 &= -r\omega_2 \\ M_1 &= -r^{-1}M_2 \end{aligned}$$


Equation-based model



Various models of computation (MoC)

Physical prototyping

Modeling



Modeling

Compiling/synthesizing

System

**Challenge #1:**

Compile/synthesize the model's cyber part, such that the simulated model and the behavior of the real system coincide.

**The main challenge is to guarantee correct timing behavior.**



**Part I**  
Cyber-Physical Systems

**Part II**  
Precision Timed Infrastructure

**Part III**  
Summary of Challenges

## Part II

# Precision Timed Infrastructure



**Part I**  
Cyber-Physical Systems

 **Part II**  
Precision Timed Infrastructure

**Part III**  
Summary of Challenges


## A Story...



Fly-by-wire technology  
controlled by software.

**Safety critical** →  
Rigorous validation and certification

**Success?**



They have to purchase and store  
microprocessors for at least 50 years  
production and maintenance...

**Why?**

Apparently, the software does not  
specify the behaviour that has  
been validated and certified!

**Part I**  
Cyber-Physical Systems

 **Part II**  
Precision Timed Infrastructure

**Part III**  
Summary of Challenges



# What is PRET?

broman@eecs.berkeley.edu

## Timing is not part of the software semantics

Correct execution of programs (e.g., in C, C++, C#, Java, Scala, Haskell, OCaml) has nothing to do with how long time things takes to execute.


### Traditional Approach




Timing Dependent on the Hardware Platform



### Our Objective



Make time an abstraction within the programming model



Timing is independent of the hardware platform (within certain constraints)

Part I  
Cyber-Physical Systems



Part II  
Precision Timed Infrastructure

Part III  
Summary of Challenges

# What is Precision Timed (PRET) Infrastructure?

broman@eecs.berkeley.edu

A vision of making time first class citizen in both software and hardware.

## PRET Infrastructure

- PRET Language (Language with timing semantics)
- PRET Compiler (Timing aware compilation)
- PRET Machine (Computer Architecture)

Focus until now has been on PRET machines



Part I  
Cyber-Physical Systems




Part II  
Precision Timed Infrastructure

Part III  
Summary of Challenges

# What do mean by precision, predictable, and repeatable timing?

## Focus on cyber-physical systems with real-time constraints



Part I  
Cyber-Physical Systems

Part II  
Precision Timed Infrastructure

Part III  
Summary of Challenges

# Languages with timing semantics

**Modeling Languages**

**Simulink/ Stateflow**  
(Mathworks)

**Modelica**  
(Modelica Associations)

**Ptolemy II**  
(Eker et al., 2003)

**Giotto**  
(Henzinger, Horowitz, and Kirsch, 2003)

**Modelyze**  
(Broman and Siek, 2012)

**Programming Languages**

**Real-time Concurrent C**  
(Gehani and Ramamritham, 1991)

**PRET-C**  
(Andalam et al., 2009)

**Assembly Languages**

**The assembly languages for todays processors lack the notion of time**

Part I  
Cyber-Physical Systems

Part II  
Precision Timed Infrastructure

Part III  
Summary of Challenges

# Precision Timed Machine

broman@eecs.berkeley.edu

## Rethink the ISA

Timing has to be a *correctness* property not only a *performance* (quality) property




Photo by Andrew Dunn, 2005

## PRET Machine

- Repeatable and predictable execution time
- Repeatable memory access time
- Timing instructions for handling missed deadline detection

Related Work

Java Optimized Processor (JOP)  
(Schoeberl, 2008)

ARPRET  
(Andalam et al., 2009)

Part I  
Cyber-Physical Systems


 Part II  
Precision Timed Infrastructure

Part III  
Summary of Challenges

# Our Current PRET Architecture

broman@eecs.berkeley.edu

## PTARM, a soft core on Xilinx Virtex 5 FPGA




Part I  
Cyber-Physical Systems

 Part II  
Precision Timed Infrastructure

Part III  
Summary of Challenges

# Subset of ARMv4 ISA extended with timing constructs



# PRET Infrastructure

<b>Modeling Languages</b>	<b>Simulink/ Stateflow</b> (Mathworks)	<b>Modelica</b> (Modelica Associations)	<b>Ptolemy II</b> (Eker et al., 2003)	<b>Giotto</b> (Henzinger, Horowitz, and Kirsch, 2003)	<b>Modelyze</b> (Broman and Siek, 2012)
---------------------------	--	---	---------------------------------------	---	---

## Programming Languages

**Semantic gap between timed high level modeling languages and PRET ISA**


## Assembly Languages





# PRET Infrastructure

broman@eecs.berkeley.edu




Part I  
Cyber-Physical Systems

Part II  
Precision Timed Infrastructure

Part III  
Summary of Challenges

# PRETIL vision

broman@eecs.berkeley.edu



Part I  
Cyber-Physical Systems

Part II  
Precision Timed Infrastructure

Part III  
Summary of Challenges


# Execution Time and Deadlines

broman@eecs.berkeley.edu

Goal: Guarantee that  $e_i \leq D_i$

But, the execution time may depend on:

- Input data (e.g., an image)
- Machine states (e.g., caches and pipelines)



Part I  
Cyber-Physical Systems

Part II  
Precision Timed Infrastructure

Part III  
Summary of Challenges

# Worst-Case Execution Time (WCET)

broman@eecs.berkeley.edu


Measurement-based approach

- Cannot guarantee to find WCET
- Applicable for any task

Worst-case execution time (WCET)

Static program analysis approach

- Upper bound of WCET
- Cannot handle any task (conservative)



WCET overview  
(Wilhelm et al., 2008)

Challenges

- To make it *safe*:  $\text{upper\_bound} \geq \text{WCET}$
- To make it *tight*: minimize  $(\text{upper\_bound} - \text{WCET})$


Part I  
Cyber-Physical Systems

Part II  
Precision Timed Infrastructure

Part III  
Summary of Challenges

# Sub-problems for timing analysis

broman@eecs.berkeley.edu



No, the result is in clock cycles: **Worst-Case no of Clock Cycles (WCCC)**

Part I  
Cyber-Physical Systems

Part II  
Precision Timed Infrastructure

Part III  
Summary of Challenges

# Relating clock cycles and time

broman@eecs.berkeley.edu


Simple translation to worst-case execution time:  
 $WCCC / \text{clock\_frequency} = WCET$

Example 1:  
 $10'000 \text{ cycles} / 100 \text{ MHz} = 0.1 \text{ ms}$

Based on assumptions:

- The clock frequency is constant (e.g., not the case for frequency/voltage scaling)
- The CPU's clock (oscillator) is accurate (which is typically not the case).

Example 2: Clock synchronization



**Challenge #5:**  
 How to relate worst-case no of clock cycles with real time, when clocks are dynamically corrected?


Part I  
Cyber-Physical Systems

Part II  
Precision Timed Infrastructure

Part III  
Summary of Challenges

## Part II

# Summary of Challenges



Part I  
Cyber-Physical Systems

Part II  
Precision Timed Infrastructure

 Part III  
Summary of Challenges

## Summary of Challenges

**#1: Compile/synthesize the model's cyber part, such that the simulated model and the behavior of the real system coincide.**

**#2: How do we *guarantee* the correctness of synthesis/compilation?**

**#3: In an intermediate language, what is the right abstraction level for expressing semantics of time and concurrency?**

**#4: How to make safe, tight, WCET analysis to scale for large complex tasks?**

**#5: How to relate worst-case no of clock cycles with real time, when clocks are dynamically corrected?**

**Thank you for listening!**

Part I  
Cyber-Physical Systems

Part II  
Precision Timed Infrastructure

 Part III  
Summary of Challenges