Security of Heterogeneous CPU-FPGA Systems



Challenge:


- New security issues in emerging CPU-FPGA systems
- Hardware security challenges extended from outsourcing to crowdsourcing
- CPU-only or FPGA-only approaches do not suffice

Solution:

- Build the fence: Hardware isolation and secure path
- Deploy the security guard: Approximate verification
- Improve the usability: Secure program slicing

NSF Award #1912593

PI: Sheng Wei (sheng.wei@rutgers.edu)
Department of ECE, Rutgers University
Project URL: https://github.com/hwsel/hisa



Scientific Impact:

- Identify the security gap between heterogenous CPU & FPGA
 - Develop heterogeneous hardware security framework, verification, and programming solutions

Broader Impact and Broader Participation

- <u>Society:</u> Cloud service providers; hardware designers; end users
- <u>Education</u>: Curriculum design; student mentoring
- Applications: Secure multimedia, Al systems