System Level Architecture Design Tools and Methods
Date: Apr 24, 2012 4:45 am – Apr 26, 2012 4:45 am
Location: Detroit, USA
This session focuses on methods and design tools for the exploration, analysis, simulation, selection, synthesis, and optimization of E/E automotive architectures (e.g., software, hardware, communication, wiring harness, and power architectures). These methods and tools apply to technologies such as multi-core processors, distributed systems, AUTOSAR, Flexray, CAN, Ethernet, and DSRC among others. The methods and tools are usually (but not limited to) model-based. They are both applied in the early phases of the E/E architecture development process to compute metrics of interest e.g., timing latencies and jitter, cost, system reliability, MTTF, MTTR, etc. that enable the quantitative exploration, selection, and optimization of E/E architectures and also in the later stages of the E/E architecture development process to enable model-based fast regression and integration testing as well as verification and validation of E/E architectures.
Submitted by Anonymous
on
This session focuses on methods and design tools for the exploration, analysis, simulation, selection, synthesis, and optimization of E/E automotive architectures (e.g., software, hardware, communication, wiring harness, and power architectures). These methods and tools apply to technologies such as multi-core processors, distributed systems, AUTOSAR, Flexray, CAN, Ethernet, and DSRC among others. The methods and tools are usually (but not limited to) model-based. They are both applied in the early phases of the E/E architecture development process to compute metrics of interest e.g., timing latencies and jitter, cost, system reliability, MTTF, MTTR, etc. that enable the quantitative exploration, selection, and optimization of E/E architectures and also in the later stages of the E/E architecture development process to enable model-based fast regression and integration testing as well as verification and validation of E/E architectures.