Skip to Main Content Area
CPS-VO
Contact Support
Browse
Calendar
Announcements
Repositories
Groups
Search
Search for Content
Search for a Group
Search for People
Search for a Project
Tagcloud
› Go to login screen
Not a member?
Click here to register!
Forgot username or password?
Cyber-Physical Systems Virtual Organization
Fostering collaboration among CPS professionals in academia, government, and industry
CPS-VO
Registers
biblio
Is Register Transfer Level Locking Secure?
Submitted by aekwall on Mon, 10/04/2021 - 1:53pm
integrated circuits
Logic gates
security
Hardware
pubcrawl
Scalability
Resiliency
Human behavior
Registers
Foundries
Layout
pattern locks
biblio
Security Threats in Channel Access Mechanism of Wireless NoC and Efficient Countermeasures
Submitted by aekwall on Thu, 09/30/2021 - 11:42am
Trojan horses
Wireless communication
Access Control
pubcrawl
Scalability
Metrics
Resiliency
Communication system security
Registers
Lenses
network on chip security
biblio
RAT: A Lightweight System-Level Soft Error Mitigation Technique
Submitted by grigby1 on Thu, 09/30/2021 - 11:07am
Reliability
Metrics
mitigation technique
multicore
multicore computing security
Multicore processing
pubcrawl
Redundancy
Registers
fault tolerance
resilience
Resiliency
Safety
Scalability
soft error reliability
tools
Very large scale integration
biblio
A Method of ROP Decentralized Layout
Submitted by grigby1 on Thu, 09/16/2021 - 2:02pm
pubcrawl
Symbolic Execution
security
Scalability
ROP chain
return oriented programming
Resiliency
resilience
Registers
Aerospace electronics
programming
operating systems
Layout
Human Factors
Human behavior
Fragmented layout
Data execution protection
composability
biblio
A Design Implementation and Comparative Analysis of Advanced Encryption Standard (AES) Algorithm on FPGA
Submitted by grigby1 on Wed, 09/01/2021 - 2:14pm
Advanced Encryption Standard (AES) Algorithm
Artix-7 FPGA
encryption
field programmable gate arrays
Field Programmable Gate Arrays (FPGA)
Hardware
i-o systems security
Input/Output (I/O) and Global Buffer (BUFG)
Look Up Tables (LUTs)
pubcrawl
Registers
Scalability
Slice Register (SR)
standards
Table lookup
biblio
Implementation of Quantum Gates based Logic Circuits using IBM Qiskit
Submitted by grigby1 on Tue, 08/31/2021 - 1:11pm
quantum computing
security
pubcrawl
Computers
encoding
IBM Quantum
instantiation
logic circuits
Logic gates
Qiskit
quantum gate
Qubit
Registers
Scalability
biblio
A distortion-free watermarking approach for verifying integrity of relational databases
Submitted by grigby1 on Tue, 08/31/2021 - 11:03am
Metrics
Watermarking
tamper detection
Resiliency
resilience
relational databases
relational database security
Relational Database
Registers
pubcrawl
certification
integrity protection
Human behavior
Distortion-free
distortion
Databases
database watermarking
Conferences
composability
biblio
The Ideal Block Ciphers - Correlation of AES and PRESENT in Cryptography
Submitted by grigby1 on Wed, 08/18/2021 - 11:15am
PRESENT block cipher
Ultra-light weight
timing
sensors
Scalability
Resiliency
resilience
Registers
pubcrawl
AES cipher
Lightweight Ciphers
IoT
Hardware
encryption
Cryptography
Conferences
Ciphers
Area
biblio
Lightweight Security Data Streaming, Based on Reconfigurable Logic, for FPGA Platform
Submitted by grigby1 on Wed, 08/18/2021 - 11:14am
Ciphers
Clocks
Cryptography
cyber security
field programmable gate arrays
FPGA
Hardware Security
Lightweight
Lightweight Ciphers
pubcrawl
Reconfigurable Logic
Registers
resilience
Resiliency
Scalability
stream ciphers
biblio
A Lightweight VLSI Architecture for RECTANGLE Cipher and its Implementation on an FPGA
Submitted by grigby1 on Wed, 08/18/2021 - 11:13am
lightweight cryptography
VLSI architecture
Schedules
Scalability
Resiliency
resilience
Registers
RECTANGLE
pubcrawl
block ciphers
Lightweight Ciphers
FPGA
field programmable gate arrays
encryption
computer architecture
Clocks
Ciphers
1
2
3
4
5
6
7
8
next ›
last »
