verification

forum

Visible to the public Call for Papers: The 17th ACM-IEEE International Conference on Formal Methods and Models for System Design (MEMOCODE 2019)

CALL FOR PAPERS

The 17th ACM-IEEE International Conference on Formal Methods and Models for System Design (MEMOCODE 2019)

San Diego, USA | October 9-11, 2019 | https://memocode.github.io/2019/

OVERVIEW

file

Visible to the public A Science of CPS Robustness

Robust Linear Temporal Logic (rLTL) was crafted to incorporate the notion of robustness into Linear-time Temporal Logic specifications. Robustness is ubiquitous in control systems and translates the intuitive notion that "small" violations of environment assumptions should only lead to "small" violations of system guarantees. This notion was formalized in the logic rLTL via 5 different truth values and it led to an increase in the time complexity of the associated model checking problem.