Skip to Main Content Area
CPS-VO
Contact Support
Browse
Calendar
Announcements
Repositories
Groups
Search
Search for Content
Search for a Group
Search for People
Search for a Project
Tagcloud
› Go to login screen
Not a member?
Click here to register!
Forgot username or password?
Cyber-Physical Systems Virtual Organization
Fostering collaboration among CPS professionals in academia, government, and industry
CPS-VO
parallel architectures
biblio
BranchSpec: Information Leakage Attacks Exploiting Speculative Branch Instruction Executions
Submitted by aekwall on Mon, 03/15/2021 - 12:10pm
Side Channel
BranchSpec attacks
called BranchSpec
Coffee Lake-based processors
existing speculative attacks
harness branch predictors
information leakage attacks
information leakage threat
microarchitectural attack
microarchitectural side channels
processor hardware vulnerabilities
processor microarchitectural components
processor microarchitecture
branch predictor
simpler code patterns
speculative branch executions
speculative branch instruction executions
speculative execution
speculative executions
speculative path
speculative state update
speculatively executed branches
Transient Execution Attack
transient execution attacks
transient executions
victim
microprocessor chips
Scalability
Conferences
telecommunication security
Hardware
attack surface
History
information security
Resiliency
pubcrawl
Metrics
security vulnerability
Transient analysis
security of data
Compositionality
Instruction sets
program compilers
microarchitecture
Spectre
compiler security
Surface treatment
sensitive information
computer architecture
parallel architectures
branch pattern history structure
branch prediction mechanisms
biblio
Memory Efficient High-Performance Rotational Image Encryption
Submitted by grigby1 on Fri, 06/26/2020 - 12:44pm
real-time systems
optimisation
optimization
optimizations
parallel architectures
parallel rotational encryption technique
pubcrawl
Random access memory
real-time applications
memory efficient high-performance rotational image encryption
resilience
Resiliency
rotated encrypted images
rotational image encryption technique
shadow image
storage management
visual cryptography
gpu
composability
compute unified device architecture
Conferences
Cryptography
CUDA
cyber-physical systems
efficient encryption
encryption
coalesce
graphics processing units
high-performance
high-performance device
high-performance reformulations
Image Processing
improved global memory utilization
Instruction sets
biblio
Parallel Implementation of K-Nearest-Neighbors for Face Recognition
Submitted by grigby1 on Fri, 05/22/2020 - 2:39pm
graphics processing units
Time complexity
parallel CUDA implementation
parallel architectures
KNN classifier
k-nearest-neighbours classifier
Instruction sets
countless classification algorithms
nearest neighbor search
Sorting
pubcrawl
image classification
face recognition
nearest neighbour methods
Measurement
Metrics
Classification algorithms
pattern classification
Indexes
biblio
Provenance Data in the Machine Learning Lifecycle in Computational Science and Engineering
Submitted by aekwall on Mon, 03/30/2020 - 11:33am
PROV-ML
workflow provenance
workflow management software
scientific information systems
Resiliency
query processing
pubcrawl
provenance tracking solutions
provenance queries
provenance data representation
Provenance
composability
parallel architectures
ML lifecycle
Metrics
machine learning lifecycle
learning (artificial intelligence)
Human behavior
data handling
CUDA cores
CSE
computational science and engineering
biblio
Data Provenance for Experiment Management of Scientific Applications on GPU
Submitted by aekwall on Mon, 03/30/2020 - 11:32am
multipurpose applications
execution patterns
experiment management
gpu
GPU environments
GPU memory usage
GPU nodes
GPU runtime environments
graphics processing units
memory virtualization methods
diverse memory usage patterns
natural sciences computing
parallel architectures
pattern change
Physical Memory
resource configuration
runtime configuration
runtime execution
runtime monitoring
scientific applications
Provenance
Memory management
Runtime
Task Analysis
Resiliency
Human behavior
pubcrawl
composability
Metrics
Throughput
Monitoring
data provenance
scientific workflow
Instruction sets
application characteristics
application management
co-located applications
CUDA scientific applications
data provenance management
biblio
Integration of CPU and GPU to Accelerate RSA Modular Exponentiation Operation
Submitted by grigby1 on Mon, 12/30/2019 - 2:18pm
Mode power operation
tools
stored information
smart phones
security of data
Scalability
RSA modular exponentiation operation
RSA encryption algorithm
RSA
Resiliency
public key cryptography
pubcrawl
personal information
parallel programming
parallel computing
parallel architectures
accelerating RSA algorithm
graphics processing units
graphics process unit
GPU parallel programming
gpu
exponentiation
encryption efficiency
encryption
Data Security
CUDA
CPU
compute unified device architecture
Complexity theory
central process unit
Acceleration
biblio
An IoT Endpoint System-on-Chip for Secure and Energy-Efficient Near-Sensor Analytics
Submitted by grigby1 on Wed, 02/21/2018 - 1:38pm
secure autonomous aerial surveillance
Multicore Computing
multicore computing security
near-sensor data analytics pipeline
Neural networks
parallel architectures
pubcrawl
regular computing task
remote recognition
resilience
Resiliency
Scalability
Metrics
security of data
seizure detection
sensitive data protection
sensors
size 65 nm
SoC
software programmability
system-on-chip
tightly-coupled multicore cluster
voltage 0.8 V
energy 3.16 pJ
CNN
compute-intensive data processing
computer architecture
computerised instrumentation
Cryptography
data analysis
Data Security
deep convolutional neural network
electroencephalogram
encrypted data collection
encryption
approximate computing
energy conservation
Engines
equivalent reduced instruction set computer operation
Face detection
feature extraction
Fulmine tight power envelope
Internet of Things
Internet-of-Things endpoint
IoT endpoint system-on-chip
low-power electronics
biblio
"Application specific processor design for DCT based applications"
Submitted by grigby1 on Tue, 02/14/2017 - 1:10pm
FPGA
Watermarking
Transform coding
pubcrawl170102
parallel architectures
parallel architecture
one dimensional DCT
MicroBlaze softcore processer
JPEG compression
image watermarking
image encryption
IDCT hardware
Hardware
Application Specific Processor
field programmable gate arrays
field programmable gate array
Europe
discrete cosine transforms
discrete cosine transform
DCT based image watermarking
DCT based applications
Channel estimation
ASP
Application specific processors
application specific processor design
