Skip to Main Content Area
CPS-VO
Contact Support
Browse
Calendar
Announcements
Repositories
Groups
Search
Search for Content
Search for a Group
Search for People
Search for a Project
Tagcloud
› Go to login screen
Not a member?
Click here to register!
Forgot username or password?
Cyber-Physical Systems Virtual Organization
Fostering collaboration among CPS professionals in academia, government, and industry
CPS-VO
timing
biblio
Dummy Traffic Generation to Limit Timing Covert Channels
Submitted by
grigby1
on Thu, 09/05/2019 - 10:24am
resilience
Scalability
Cybersecurity
Bandwidth
computer network security
Entropy
IP networks
telecommunication traffic
Compositionality
Receivers
channel capacity
covert channels
timing
covert channel
security policy
covert channel capacity formula
dummy traffic
dummy traffic generation
hidden communication
hidden transmit information
Information Leakage
IP timing covert channels
timing channel
biblio
Prevention of Timing Attack in Software Defined Named Data Network with VANETs
Submitted by
aekwall
on Mon, 06/10/2019 - 9:16am
attack
attacker vehicles
composability
content
data network
Interest
computer network security
internet
Internet technique
IP networks
IPv4 addressing problems
MANET
MANET Attack Mitigation
Metrics
mobile computing
named data networking
named data networks
NDN techniques
Peer-to-peer computing
Protocols
pubcrawl
Resiliency
Safety
SDN
Software
Software Defined Network
software defined networking
Software Defined Networks
TAP protocol
telecommunication network topology
timing
Timing Attack Prevention protocol
V2I communication
V2V communication
VANET
vehicle to infrastructure communication
vehicle-to-vehicle communication
vehicular
vehicular ad hoc networks
Vehicular Ad-hoc Network
biblio
Property Specific Information Flow Analysis for Hardware Security Verification
Submitted by
grigby1
on Mon, 05/20/2019 - 3:30pm
Control Theory
security
Acceleration
collaboration
Complexity theory
composability
Design methodology
formal verification
Hardware
hardware information flow analysis
Hardware Security
hardware security verification
hardware security vulnerabilities
Hardware Trojans
Human behavior
Human Factors
information flow analysis
information flow models
information flow security
information theoretic security
Mathematical model
Metrics
policy-based governance
potential security violations
property specific information flow analysis
property specific search
property specific trimming technique
pubcrawl
resilience
Resiliency
Scalability
security critical paths
security model
security of data
security property
security verification
timing
Trojan horses
unintended design flaws
biblio
Securing Concurrent Lazy Programs Against Information Leakage
Submitted by
grigby1
on Thu, 08/23/2018 - 10:57am
security
Theorem Proving
Haskell
Concurrency
cyber-physical systems
pubcrawl
composability
security of data
data privacy
Sensitivity
data structures
program diagnostics
resilience
Metrics
Libraries
Lattices
timing
Resiliency
software tools
Information Leakage
concurrency control
Agda proof assistant
concurrent lazy programs security
covert channel
functional languages
functional programming
Haskell libraries
IFC libraries
IFC tools
information-flow control tools
lazy calculus
lazy evaluation
lazy languages
lazyDup
Message systems
noninterference
security library MAC
software libraries
Writing
biblio
A live static code analysis architecture for PLC software
Submitted by
grigby1
on Thu, 06/07/2018 - 2:12pm
composability
computer architecture
control engineering computing
debugging
development process
Human behavior
IEC 61131-3
IEC standards
live static code analysis architecture
PLC software
program diagnostics
programmable controllers
pubcrawl
regular compiler
resilience
Resiliency
Software
software engineering
static analysis
static code analysis
timing
tools
biblio
14.3 A 28nm SoC with a 1.2GHz 568nJ/prediction sparse deep-neural-network engine with \#x003E;0.1 timing error rate tolerance for IoT applications
Submitted by
grigby1
on Thu, 06/07/2018 - 2:07pm
1.2GHz 568nJ/prediction sparse deep-neural-network engine
28nm SoC
aggregate timing violation rates
algorithmic error tolerance
algorithmic resilience
circuit resilience
circuit-level timing violation tolerance
data sparsity
datapath logic
Energy Efficiency
Engines
Error analysis
FCLK scaling
frequency 1 GHz
frequency 1.2 GHz
frequency 667 MHz
Internet of Things
IoT applications
neural nets
Neural Network Resilience
Program processors
programmable FC-DNN accelerator design
pubcrawl
Razor timing violation detection
resilience
Resiliency
sign-magnitude number format
system-on-chip
Throughput
timing
timing error rate tolerance
VDD scaling
biblio
An assessment of vulnerability of hardware neural networks to dynamic voltage and temperature variations
Submitted by
grigby1
on Thu, 06/07/2018 - 2:06pm
adders
Biological neural networks
CNN
dynamic voltage
Hardware
hardware neural networks
learning (artificial intelligence)
Logic gates
medical applications
MLP
multilayer perceptrons
natural language processing
neural nets
neural network algorithms
Neural Network Resilience
problem solving
pubcrawl
resilience
Resiliency
Speech recognition
temperature variations
timing
biblio
On Secure Implementations of Quantum-Resistant Supersingular Isogeny Diffie-Hellman
Submitted by
grigby1
on Wed, 05/30/2018 - 3:06pm
ALU
Cryptographic Protocols
Cryptography
Differential Power Analysis
double-point multiplication
ECDH key exchange
Electronic mail
elliptic curve Diffie-Hellman key exchange
elliptic curve isomorphism
Elliptic curves
elliptic curve theory
Fault Attacks
Fermat little theorem inversion
Hardware
hardware architectures
isogeny-based cryptography
oracle attacks
Post-quantum cryptography
Protocols
pubcrawl
public key cryptography
quantum computing
quantum-resistant SIDH protocol
quantum-resistant supersingular isogeny Diffie-Hellman protocol
random number generation
resilience
Resiliency
Scalability
secret kernel point
secret scalars
side-channel analysis
signature based defense
simple power analysis
timing
timing attacks
true random number generator
biblio
Next Generation Automotive Architecture Modeling and Exploration for Autonomous Driving
Submitted by
el_wehby
on Fri, 05/25/2018 - 3:23pm
Automotive engineering
Autonomous automobiles
Autonomous Driving
computer architecture
control engineering computing
design metrics validation
hardware architecture
heterogeneous components
mechanical engineering computing
mobile robots
next generation automotive architecture modeling
optimisation
optimization
road vehicles
security
sensors
Software
Software Architecture
system integration
timing
1553757
biblio
CONVINCE: A cross-layer modeling, exploration and validation framework for next-generation connected vehicles
Submitted by
el_wehby
on Fri, 05/25/2018 - 3:23pm
Analytical models
Computational modeling
CONVINCE framework
cross-layer modeling exploration and validation framework
holistic environment
Mathematical model
next generation networks
next-generation autonomous vehicles
next-generation connected vehicle
next-generation semiautonomous vehicles
security
Software
timing
V2I communication network
V2V communication network
vehicle-to-infrastructure applications
vehicle-to-vehicle applications
vehicles
vehicular ad hoc networks
1553757
1
2
3
next ›
last »
