Abstract:
Shared hardware resources like caches and memory introduce timing unpredictability for real-time systems. Worst-case execution time (WCET) analysis with shared hardware resources is often so pessimistic that the extra processing capacity of multicore systems is negated. We propose techniques to improve performance and schedulability for multicore systems.
Submitted by James Anderson on February 1st, 2016
Abstract:
Submitted by Abhishek Dubey on February 1st, 2016
Contributor(s)
James Anderson
Frank Mueller
Bryan Ward
Jonathan Herman
Shrinivas Panchamukhi
Remote Video
Submitted by Namhoon Kim on December 3rd, 2014
Abstract:
The present day technology falls short in offering centimeter scale mobile robots that can function effectively under unknown and dynamic environmental conditions.
Submitted by Alper Bozkurt on November 10th, 2014
File
Distributed Asynchronous Algorithms & Software Systems For Wide-Area Monitoring of Power Systems
Abstract:
The objective of this project is to develop a distributed algorithmic framework, supported by a highly fault-tolerant software system, for executing critical transmission-level operations of the North American power grid using gigantic volumes of Synchrophasor data.
Submitted by Nitin Vaidya on November 10th, 2014
Abstract:
Understanding failure in protection system using Temporal Causal Diagrams Situational awareness in large electrical systems and eventual fault source identification and possibly prognostics is a very challenging problem. State of the art relies on a network of protection devices that include relays to detect anomalies and engage circuit breakers to isolate the faulty component(s) in the system.
Submitted by Abhishek Dubey on November 10th, 2014
Abstract:
The aims of this project are to contribute the fundamental physical and algorithmic building blocks of a novel cyber-‐physical two-‐way communication platform designed to enable accurate training and monitoring of canines. The project efforts lie at the intersection of computer science, electrical engineering, and veterinary behavior.
Submitted by David L. Roberts on November 10th, 2014
Submitted by Edgar Lobaton on November 7th, 2014
Submitted by David L. Roberts on November 7th, 2014
Abstract:
Shared hardware resources like caches and translation look aside buffers (TLBs) introduce timing unpredictability for real-time systems. We propose techniques to mitigate unpredictabil- ity for multicore systems. The TLB improves the performance of the system by caching the virtual page to physical frame mapping. But TLBs present a source of unpredictability for real-rime systems. Standard heap allocated regions do not provide guarantees on the TLB set that will hold a particular page translation.
Submitted by Namhoon Kim on November 7th, 2014